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The use of nanowire crossbars to build devices with large stor-
age capabilities is a very promising architectural paradigm for
forthcoming nanoscale memory devices. However, this new type
of memory devices raises questions regarding how to test their
correct operation. In particular, the variability affecting the de-
coder is expected to make very complex the test of these new de-
vices. In this paper we present a method to simplify the test of
these new devices by using a current thresholder to detect badly
addressed nanowires. In the proposed method, the thresholder
design is based on a stochastic and perturbative model of the
current through the nanowires. Thus, the calculated thresholder
parameters are robust against technology variation. As our ex-
perimental results indicate, the thresholder error probability is
initially only ∼ 10−4, which can be also reduced further (up to
∼ 60×) by trading-off only∼ 35% area overhead in the memory.
I. INTRODUCTION
One of the most challenging issues in Very Large Scale Sys-
tem Integration (VLSI) is the continuously increasing device
variability due to technological and physical limitations [5].
Circuits based on regular arrays can be more fault-tolerant, and
they were suggested as the only currently realistic candidates
for systems fabricated using bottom-up approaches by self-
assembly of highly unreliable nanometer scale devices [12],
such as molecular switches [21] and quasi one-dimensional
nanowires (NW) [9].
These devices are suitable for ultra-high integration within
a regular architecture called crossbar [10]. Crossbar memo-
ries can be realized in a separate part of a standard CMOS
chips, where a decoder bridges the two parts having differ-
ent scales [13, 16, 3]. The variability affecting the nanowires
causes decoder defects, where more than one bit can be ad-
dressed simultaneously [4]. Consequently, Pattern Sensitivity
Faults (PSFs) with no neighborhood pattern are expected to be
dominant in crossbar memories. A general PSF test would be
too expensive. So, we suggest to resolve the decoder-induced
PSFs using a simple method based on a thresholder that detects
badly addressed nanowires by comparing the current through
the nanowires to ﬁxed threshold values.
The purpose of this paper is to investigate the design as-
pects of a reliable current thresholder that identiﬁes badly ad-
dressed nanowires, and to estimate the thresholder error prob-
ability. Thereby, a model for the current and the noise through
the nanowire array is developed by combining a stochastic ap-
proach with a perturbative analysis.
This rest of the paper is organized in the following way.
In Section 2 we review the work related to crossbar arrays,
ranging from devices to architectures, and we focus on the
nanowire decoder. In Section 3 we present the system architec-
ture, and motivate the need for testing the nanowires. Section 4
describes the defect model and the requirements on the optimal
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thresholder. Section 5 introduces the perturbative approach.
Then, in Section 6 we enhance the perturbative approach with
a stochastic description, which completely quantiﬁes the noise
level and the optimization conditions for the thresholder. Fi-
nally, in Section 7, we simulate the implemented circuit, in-
vestigate the performance of the thresholder, and analyze the
technological trade-offs of its design parameters that can be
exploited to improve its robustness against technology varia-
tions.
II. RELATED WORK
Silicon Nanowires (SiNW) can be fabricated with bottom-up
and top-down techniques [17, 8, 20, 19, 7, 22]. Connections
between wires were demonstrated using molecular switches
grafted at the wire crosspoints [21]. In [18], logic gates based
on SiNW and switching crosspoints were proposed and archi-
tectural paradigms for building logic circuits was suggested
in [10, 14, 11, 15]. Crossbars are also suitable for informa-
tion storage, where the information is represented by the on/off
state of the molecular switch grafted at the crossing of two
nanowires [21].
Crossbar circuits can be fabricated as a separate part of
a CMOS circuit; then a decoder is needed in order to ad-
dress every nanowire and to bridge the scales between the
sub-lithographic crossbar and the CMOS circuit deﬁned at the
lithography scale. Several decoder types were suggested de-
pending on the technology. The axial [13] and radial [24]
decoders were proposed for differentiated nanowires, having
an in-situ deﬁned doping proﬁle. The mask-based [3] and
random-contact [16] decoders were suggested for undifferen-
tiated nanowires with no deﬁned doping proﬁle.
Fig. 1. Nanowire array including decoder (left) and equivalent circuit (right)
A schematic principle of an array of nanowires with a de-
coder [4] is illustrated in Figure 1. The alternation of re-
gions having different doping levels or different insulator types
on every nanowire deﬁnes a pattern of field effect transistors
(FET) with different threshold voltages (VT ), and the address
of the nanowire. The FET channel is the nanowire and its
gate is represented by one of the M mesowires crossing the
set of N nanowires. Thus, the decoder is formed by a set of
N SiNWs carrying a series connection of M transistors each.
By applying the gate voltages switching all the FETs of the
same nanowire on, the latter becomes conducting and all other
nanowires in the array become highly resistive. The gate elec-
trodes are also designated by addressing or control electrode.
In [4], it was shown that the high VT variability induces a
change in nanowire addresses. Some addresses can then acti-
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vate 0, 1, 2 or more nanowires instead of one single nanowire.
III. CROSSBAR MEMORY ARCHITECTURE AND TEST
A. Architecture and Operation of Crossbar Memories
Fig. 2. Crossbar memory architecture: a) RAM architecture at the functional
level, b) Sub-lithographic part of a crossbar memory
Even though there are no complete memory systems based
on the crossbar architecture yet, we believe that it will have
the same architecture as CMOS memories [1], which is illus-
trated in Fig. 2.a. Unlike conventional RAM, crossbar mem-
ories have two parts: a sub-lithographic part formed by the
decoder and the memory array (Fig. 2.b) and fabricated in one
of the emerging technologies described in Sec. II; and a litho-
graphic part formed by the rest of the circuit and fabricated in
CMOS technology.
The information is assumed to be stored in molecular
switches grafted to every pair of crossing nanowires. In the
on-state, the molecule is conducting (logic 1) and in the off-
state, it is high resistive (logic 0). The writing operation is
performed by, ﬁrst selecting the bit to be written, and then,
by applying a large positive or negative voltage at the pair of
nanowires connected by the molecular switch in order to set
the molecular state, i.e., the bit value. On the other hand, the
reading operation is current-based. In fact, if the molecule is
in the off-state, then the nanowire in the lower level is almost
ﬂoating [21] and no correct voltage level can be sensed. Con-
sequently, the reading operation is performed by selecting the
bit to be read, then by measuring the current through the sens-
ing electrode (see Fig. 3.a to 3.d). Thus, the current-based read
operation in crossbar memories necessitates a thresholder as a
part if the sense ampliﬁer, in order to set the limit between the
logic values 0 and 1, and to translate them into logic levels that
can be stored in the memory data register.
B. Testing Crossbar Memories
Many sources of variability may cause errors in the sensed
signal, such as the doping level and geometry variation. In
particular, we focus in this paper on defects caused by the
nanowires in the memory array and in the decoder. The dop-
ing level and geometry variation in the nanowire part form-
ing the memory array induce a change in the resistance of the
nanowires and a variation of the sensed current level. In the
decoder part, these sources of variability can induce a dras-
tic change in the on-resistance of the transistors forming the
decoder by modifying their threshold voltage as analyzed in
detail in the following paragraphs. Also other possible defects
induced by the molecular switches can theoretically accept the
reliable operation of crossbar memories, but the quantiﬁcation
and analysis of this type of secondary defects has not been pre-
sented yet in the literature and goes beyond the scope of this
paper. Nevertheless, their modeling is perfectly complemen-
tary to this work.
Fig. 3. Read operation in a memory with 2 bits. During correct operation,
only one bit is addressed and read: a) Correct reading of ’1’, b) Equivalent
circuit for reading ’1’, c) Correct reading of ’0’, d) Equivalent circuit for
reading ’0’, e) Defective reading of two bits, f) Equivalent circuit for
defective reading
In [4], the threshold voltage variation was shown to cause
defects in the decoder in such a way that by applying an ad-
dress, any number of nanowires can be activated instead of one
single nanowire. Fig. 3.e and 3.f show an example of defective
addressing in the second nanowire layer. Thus, the sense am-
pliﬁer reads the superposition of the information stored in two
bits. The thresholder cannot properly distinguish between the
sensed signals resulting from the following cases: i) one bit
with the value 1, and ii) the superposition of two bits whereby
at least one of them has the value 1. In such a situation, the
read operation of the ﬁrst bit yields a result depending on the
state of the second bit, which causes coupling faults (CF) in
the memory [1]. Considering the fact that decoder defects typ-
ically make 2, 3 or more nanowires in each array active with
the same address [4], the number of inter-dependant bits can
be as large as 4 to 9 or even more, without necessarily having
neighboring locations. This leads to the more critical pattern-
sensitivity faults [1].
In order to avoid complex and exhaustive PSF test proce-
dures on the whole memory [2], it is attemptable to resolve
the PSF caused by the decoder defects, before performing the
conventional memory test. The thresholder can carry out this
operation by checking the addresses of all nanowires in every
layer (after separating them) and keeping only the addresses
that activate one single nanowire. This procedure has a lin-
ear complexity with N , the number of nanowires in a layer
(whereN2 is the number of bits in the memory). While it rep-
resents an additional testing step, this testing procedure, that
we call nanowire test, resolves the necessity of an exhaustive
PSF testing of the whole memory, whose complexity is ex-
ponential with N2. However, we expect that the molecular
switches will also induce PSFs that we do not consider in this
paper. Since only neighboring molecules are likely to interact
with each other, one can assume neighborhood patterns for the
PSFs caused by the molecules. Therefore, simpliﬁed PSF pro-
cedures having a linear complexity withN 2 can be applied [2].
IV. DEFECT MODEL AND THRESHOLDER DESIGN
A nanowire array and the thresholder as a part of the sense
ampliﬁer are depicted in Fig. 4.a. For every address applied
at the decoder, a validation signal is given by the thresholder
indicating whether i) a single nanowire is addressed, or ii)
no nanowire or more than one nanowire are addressed. The
thresholder senses Is, after a possible ampliﬁcation, then it
compares it to two reference values (I0 and I1 with I0 < I1).
If the sensed current is smaller than I0, then no nanowire is ad-
dressed. If the sensed current is larger than I1, then at least two
nanowires are activated with the same address. If the sensed
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Fig. 4. Thresholder operation during the nanowire test: a) Baseline
architecture, b) Equivalent circuit of one nanowire under test.
current is between the reference current levels, then only one
nanowire is activated and the address is considered to be valid.
In our defect model we assume 2 sources of variability of
the sensed current: i) Variation of the threshold voltages of
the transistors in the decoder: We assume, as for conventional
MOS devices [4], that VT follows a normal distribution with
known mean value V T and standard deviation σT; ii)Variation
of the nanowire resistance in the memory array: In the math-
ematical model, we assume that this resistance is ﬁxed. Then,
we investigate the impact of its variation on the results.
By assuming that the VT’s are stochastic variables and the
nanowire resistance is ﬁxed, we model Is as a stochastic vari-
able, whose distribution parameters depend on the nanowire
resistance. Thus, the calculation of the thresholder parameters
I0 and I1 results from a stochastic optimization. Their optimal
values are obtained by maximizing the probability that a cor-
rect address is detected (P1: the conditional probability that Is
is between I0 and I1 given that only one nanowire is activated),
and the probabilities that a defective address is identiﬁed as
such (P0 and P2: the conditional probability that Is is below
I0 or beyond I1 given that no nanowire or more than one single
nanowire are activated, respectively):
P0 = Pr{(Is ≤ I0) given that no NW is addressed}
P1 = Pr{(I0 < Is < I1) given that 1 single NW is addressed}
P2 = Pr{(I1 ≤ Is) given that 2 or more NWs are addressed}
Then, the probability that all three events happen simultane-
ously is given by: P0×P1×P2 (assuming that the considered
events are independent). Consequently, we can deﬁne the error
probability of the thresholder as:
 = 1− P0 × P1 × P2 (1)
The purpose of this work is to design the thresholder with
the smallest error. Designing the thresholder means how to op-
timize I0 and I1. In the rest of the paper, we derive the analyti-
cal expressions of P0, P1 and P2. We ﬁrst model the stochastic
distribution of the sensed signal Is under variability conditions;
then we optimize the choice of the reference currents I0 and I1
which minimize the thresholder error .
V. PERTURBATIVE CURRENT MODEL
From the mathematical point of view, it should be possible
to derive the exact distribution of the sensed current by con-
sidering the parameters and the I − V characteristics of the
circuit formed by the SiNWs. However, even the most ba-
sic I − V characteristics of the transistors are not linear; thus
making the derivation of an analytical expression of the dis-
tribution of the sensed current difﬁcult. We introduce in this
section our approach based on sensitivity analysis, which en-
ables the modeling of the sensed current. We focus here on
correctly addressed nanowires and we consider the impact of
the variability of the VT,i’s on the distribution of the current
through these nanowires.
During the nanowire test phase, every nanowire is discon-
nected from the crossing layer as explained in Section III.B.
It can be modeled as a wire connecting the power electrode to
the sensing electrode and formed by two parts (see Figure 4.b):
the decoder part that is a series of M pass transistors, and the
memory part. Since the memory part is disconnected from the
second nanowire layer, it is modeled as a resistive load RM.
The transistors in the decoder part of the nanowire are SiNW
FETs. Their model is expected to include more scaling and
coupling effects than the usual model for bulk MOS FET.
We model the devices in this section in a general way as
a black-box representing voltage-controlled current sources,
i.e.: I = f(VDS, VGS, VT) where I is the drain-source cur-
rent, VDS, VGS and VT are respectively the drain-to-source,
gate-to-source and threshold voltages. The decoder design
approaches explained in Section II are based in the simplest
case on two types of transistors having two different VT’s
(VT,Ref0 and VT,Ref1 such that VT,Ref0 < VT,Ref1, and we de-
ﬁne ΔVT = VT,Ref1 − VT,Ref0).
We consider a nanowire as modeled in Figure 4.b, where
a sequence of control voltages (VGS,1,. . . ,VGS,M ) are applied.
This sequence switches every transistor on and theM conduct-
ing transistors generate a current ﬂow I through the nanowire.
Every variation of VT results in a variation of the current
through the nanowire:
I = IOP + δI (2)
Here, the signal I is linearized around the operating point
(OP) and divided into a large IOP and a small signal δI [6].
The large signal needs a precise device model and can be esti-
mated with a SPICE simulator, while the small signal is easier
to calculate by linearizing all the equations describing the cir-
cuit around the OP.
In the following, we derive the general expression of δI . The
ﬁxed variables are the voltage of the sensing electrode set as
voltage reference, the power supply (VP) and the gate voltage
(VG), both with respect to the reference. We denote by i the
transistor index (i = 1 . . .M ). Then, the equations describing
the circuit in Figure 4.b are:
VGS,i = VG −RM · I −
∑
j=1···i−1
VDS,j (3)
VP =
∑
i=1···M
VDS,i + I · RM (4)
I = f(VDS,i, VGS,i, VT,i) ∀ i (5)
Since VGS,1 = VG − RM · I , we use the following conven-
tion:
∑
j=1···0 VDS,j = 0. The linearization of the previous
equations yields to:
δVDS = A
−1 ·B · δVT (6)
where the variational vectors are: δVDS =
[δVDS,1, · · · , δVDS,M ]ᵀ and δVT = [δVT,1, · · · , δVT,M ]ᵀ.
The matricesA and B are given by:
A =
⎡
⎢⎢⎣
1 + r1 · gDS,1 1 · · · 1
1− r2 · gm,2 1 + r2 · gDS,2 · · · 1
...
...
1− rM · gm,M 1− rM · gm,M · · · 1 + rM · gDS,M
⎤
⎥⎥⎦
B =
⎡
⎢⎢⎣
r1 · gT,1 0 · · · 0
0 r2 · gT,2 · · · 0
...
...
0 0 · · · rM · gT,M
⎤
⎥⎥⎦
We used the following notations: gDS,i = ∂fi/∂VDS,i,
gm,i = ∂fi/∂VGS,i, gT,i = ∂fi/∂VT,i and ri = RM,i||g−1m,i
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(parallel resistance connection). Finally, substituting Equa-
tion 6 in the linearized version of Equation 4 results in the
following expression, with v = [1, · · · , 1]ᵀ:
δI = −1/RM · v
ᵀ ·A−1 ·B · δVT (7)
This perturbative approach approximates δI as a linear com-
bination of all δVT,i’s. This approach will be completed in the
following section by a stochastic component: assuming that
we have a model for the stochastic distribution of δVT,i’s, then
we can derive the distributions of δI (Equation 7) and I (Equa-
tion 2).
VI. STOCHASTIC CURRENT MODEL
In this section we model the sensed current as the sum of
three components, which are analyzed separately. For each
current component, a stochastic model is derived. Then, the
requirements on the thresholder parameters are expressed in
terms of the established stochastic distributions.
A. Components of the Sensed Signal
We divide the sensed current into a useful and a noisy
part. The useful signal (Iu) is the current that ﬂows through
a nanowire when it is correctly addressed. On the other hand,
the noise can be generated by two different processes: intrinsi-
cally (Ii), or defect-induced (Id).
When a nanowire is not activated by the applied address,
then the transistors laying in its decoder part generate a sub-
threshold current, which we call intrinsic noise of a single
nanowire Ii,0. The total intrinsic noise is given by: Ii = Noﬀ×
Ii,0, where Noﬀ is the number of non-activated nanowires.
We consider now the case of a nanowire that is activated
by the address corresponding to another nanowire. In this
case, the nanowire with the valid pattern is called a victim,
and the nanowires with the defective pattern produce a defect-
induced noise. Their number is denoted by Ndef . Since the
total number of nanowires is N , the following equation must
holdNuse +Noﬀ +Ndef = N , whereNuse = 0 if no nanowire
is activated by the applied code, and Nuse = 1 otherwise.
B. Distribution of the Useful Signal
Every VT is considered as an independent and normally dis-
tributed stochastic variable with mean value V T and standard
deviation σT [4]. For instance, if binary addresses are used,
then V T = VT,Ref0 holds for the transistors corresponding to
the address bits ’0’, and V T = VT,Ref1 holds for the transistors
corresponding to the address bits ’1’. The distribution can be
noted in the following way: VT ∼ N (V T , σ2T), and the
same notation holds for the other (one- or multi-dimensional)
stochastic variables throughout this section. If the nanowire
pattern is correct, then the operating point of VT coincides with
its mean value. However, if a defect happens so that the bit
representing VT ﬂips (for instance 1 becomes 0), then the op-
erating point of VT is shifted from the mean value of VT by
−ΔVT.
We consider a defect-free nanowire generating the useful
signal Iu. The operating points for the VT,i’s are their respec-
tive mean values: VOPT = VT. Given that δVT = VT−VOPT ,
then δVT ∼ N (0 , σ2T · v). The useful signal follows the
distribution resulting from Equation 2. The operating point
is the on-current of the transistors Ion, which is calculated
with SPICE simulator; whereas the variable part is given by
Equation 7 by applying the summation rule of independent and
normally distributed variables. From the distribution of δVT
established here, it follows that: δIu ∼ N (0 , σ2T/R2M ·
‖vᵀA−1B‖2). Since Iu = IOPu + δIu, Iu can be modeled as a
normal variable following the distribution fu with the follow-
ing parameters:
Iu ∼ N (Iu , σ
2
u)
Iu = Ion (8)
σu = σT/RM · ‖v
ᵀ
A
−1
B‖
C. Distribution of the Defect Induced Noise
We consider a nanowire with a defective pattern, which can
be activated by the address of another nanowire. Some of its
transistors have the operating point of their VT shifted byΔVT.
For these transistors δVT,i ∼ N (ΔVT, σ2T) holds. For the
other transistors δVT,i ∼ N (0, σ2T) holds. We describe the
series of shifts at all transistors by the vector s ∈ {0, 1}M ,
where ΔVT · si ∈ {0,ΔVT} indicates whether a threshold
voltage shift happened at the transistor i (i = 1 . . .M ). Then,
by applying the summation rule of independent stochastic vari-
ables on Equation 7, we get the distribution of the defect-
induced noise generated by one single nanowire: δId,0 ∼
N (−ΔVT/RM ·vᵀA−1B ·s , σ2T/R
2
M · ‖v
ᵀ
A
−1
B‖2). Here
again, the operating point for Id,0 is the same as before, Ion,
since all the transistors of the decoder part of this defective
nanowire are switched on. Consequently, the distribution of
the defect-induced noise by one single nanowire Id,0 can be
expressed as follows: δId,0 ∼ N (Ion−ΔVT/RM ·vᵀA−1B ·
s , σ2T/R
2
M · ‖v
ᵀ
A
−1
B‖2).
The number of nanowires Ndef that generate the defect-
induced noise depends on the variability level of the technol-
ogy. Every one of them is characterized by a vector si, i ∈
{1, . . . , Ndef} and a distribution δId,i ∼ N (Ion−ΔVT/RM ·
v
ᵀ
A
−1
B ·si , σ2T/R
2
M · ‖v
ᵀ
A
−1
B‖2). Since the total defect-
induced noise is equal to the sum of all defect-induced noises
generated by single nanowires, the distribution of the total
defect-induced noise follows the normal distribution fD,Ndef
given by the following parameters:
ID,Ndef ∼ N (ID,Ndef , σ
2
D,Ndef
)
ID,Ndef = Ndef · Ion −
ΔVT
RM
· vᵀA−1B ·
∑
i=1...Ndef
si (9)
σD,Ndef =
√
Ndef · σT/RM · ‖v
ᵀ
A
−1
B‖
D. Distribution of the Intrinsic Noise
The intrinsic noise is generated in the subthreshold regime
of the transistors forming the decoder part of the nanowire. If a
nanowire that is supposed to be switched off, partially or totally
turns on because of defects affecting the VT, then it is consid-
ered to be generating a defect-induced noise. In contrast, if the
defects shift the threshold voltages of the nanowire to higher
values and make it more resistive, then the nanowire generates
less intrinsic noise. In the worst case, the maximum intrin-
sic noise of a single nanowire Ii,0 is equal to the off-current of
the transistors fabricated with the considered technology (Ioﬀ ).
As explained at the beginning of this section, the total intrinsic
noise is equal to the the sum of all signals generated by the
Noﬀ transistors that are switched off. Thus, Ii = Noﬀ × Ioﬀ
is the maximum expected intrinsic noise, which is the worst-
case consideration of the intrinsic noise, as a constant additive
current.
E. Requirements on the Thresholder Parameters
Given the electrical expressions and the stochastic distribu-
tions of the different components of the sensed signal, it is pos-
sible now to express analytically the probabilities P0, P1 and
P2 (Section IV).
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If no nanowire is addressed, then Nuse = 0, Noﬀ =
N,Ndef = 0 and Is = N · Ioﬀ . The probability P0 of de-
tecting that no nanowire is addressed, is simply equal to 1 if I0
is set greater thanN · Ioﬀ , otherwise it is equal to 0. With δ(x)
the Dirac distribution around 0, we obtain:
P0 =
∫ I0
−∞
δ(I −N · Ioﬀ) dI (10)
If we consider the case that one single nanowire is ad-
dressed, then Nuse = 1, Noﬀ = N − 1, Ndef = 0 and
Is = Iu + (N − 1) · Ioﬀ . The additional term (N − 1) · Ioﬀ
shifts the mean value of Iu by (N − 1) · Ioﬀ ; or equivalently,
it shifts the borders of the integral P1 by (N − 1) · Ioﬀ :
P1 =
∫ I1−(N−1)·Ioff
I0−(N−1)·Ioff
fu(I) dI (11)
Now, we consider the last case in which one or more
nanowires are generating defect-induced noise. HereNuse = 1
and Noﬀ = N − 1 − Ndef hold; where Ndef depends on the
variability level of the technology. The sensed signal is given
by: Is = Iu + Id + (N − 1−Ndef) · Ioﬀ . LetBi be the event
that exactly i nanowires are generating a defect-induced noise,
B = ∪Bi and A = {I1 ≤ Is}. Then, by using the Bayesian
relations, we obtain:
P2 = Pr{A|B}
= 1/Pr{B} ×
∑
i=1...Ndef
Pr{A|Bi} · Pr{Bi} (12)
The expression Pr{A|Bi} represents the conditional prob-
ability that we detect the defect-induced noise generated by
one or more nanowires, given the fact that there are exactly i
nanowires generating this kind of noise, with i = 1 . . .Ndef .
Equation sets 8 and 9 give the distributions that can be used to
calculate Pr{A|Bi}. Because of the intrinsic noise, the bor-
ders of the integral P2 are shifted by (N − 1− i) · Ioﬀ :
Pr{A|Bi} =
∫ +∞
I1−(N−1−i)·Ioff
(fu + fD,i) (I) dI (13)
The symbol (fu + fD,i) denotes the distribution resulting
from the sum of both independent and normal distributions fu
and fD,i for i nanowires with defect-induced noise, which is
also a normal distribution with the mean value Iu+ID,i and the
standard deviation
√
σ2u + σ
2
D,i. In order to calculate Pr{Bi},
we refer to an algorithm presented in [4], which enumerates
all possible defect scenarios for a given variability level and
calculates their respective probabilities.
VII. SIMULATION RESULTS
We implemented the circuit by using the bulk MOS FET
model for the considered SiNW FET, as described in [23]. The
linearization around the the operating point was performed in
the linear region, in order to keep the power supply, as low as
possible. We assumed the same bias for all transistors, i.e., the
same operating point. This simpliﬁes A and B and we obtain
v
ᵀ
A
−1
B = gm/(gDS+M/RM)·vᵀ. We also considered a re-
ﬂexive code for the nanowire addressing scheme [4]. SinceM
transistors are used in the decoder, the vector si has in average
M/4 entries = 0. The algorithms presented in [4] were used
to verify that the likelihood that one single nanowire gener-
ates the defect-induced noise is orders of magnitude larger than
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Fig. 5. Optimal value of I1 vs. design and technology parameters
the likelihood that 2 or more nanowires generate the defect-
induced noise. We therefore set Ndef to 1. This yields in aver-
age vᵀA−1B
∑Ndef
i=1 si = (gm ·M/4)/(gDS + M/RM).
These expressions are sufﬁcient to fully quantify the current
distributions in Equations 8 and 9. We then inserted them
into the probabilities of a reliable thresholder operation (Equa-
tion 10 to 13) and we optimized the values of I0 and I1 in these
expressions in order to ultimately minimize the error proba-
bility of the thresholder (Equation 1). For the electrical pa-
rameters, we ﬁxed VP and ΔVT to 0.9 V. Then, the transistor
transconductance β was not ﬁxed. Its value depends on the
nanowire dimensions and the technology quality, and it was
varied between 10 and 100 μAV −2. Other technology param-
eters that were not ﬁxed are the resistance of the nanowire in
the memory part RM and the variability level expressed as the
standard deviation of the threshold voltage σT. The number
of transistorsM was left as a design parameter, because it de-
pends on the memory size.
The thresholder parameters that we are investigating in this
work are I0 and I1. The minimal value of I0 is given by P0
in Equation 1: I0 has to be greater than N · Ioﬀ in order to
insure that P0 = 1. While keeping I0 larger than this crit-
ical value, we plotted I1 that gives the minimal thresholder
error . The results are shown in Figure 5 for different technol-
ogy and design parameters. The staircase shape of the plot is
due to the reverse numerical calculation of the integral borders.
I1/Ion increases with RM and β; which can be explained by
the fact that the distributions of the noise and useful signal be-
comemore centred around their respective mean values, and I1
can be relaxed (i.e., larger). Among the considered technology
parameters, β has the strongest inﬂuence on I1, which is glob-
ally weak (less than 4% variation of I1 for 10 × increase of
β). The optimal value of I1 is weakly dependent on RM (less
than 1% for a decade of variation of RM and weak β). The de-
pendance onRM becomes noticeable when bothRM and β are
large, which is unlikely to happen because β increases with
the nanowire width; while the opposite happens to RM. The
dependency of I1 on M is weaker than on RM and β. Conse-
quently, I1 has a robust value ∼ 1.2 × Ion that depends only
on the technology by less than 4%.
Once I1 was calculated, we ﬁxed the value of I0 to I1/q for
a given q > 1. We noticed that for q  1.5, the thresholder
error increased, because the thresholder range is too narrow
to seperate the defect-induced noise from useful signal. For
q > 1.7, the thresholder error remains constant. But if q be-
comes too large, then the intrinsic noise cannot be separated
from the useful signal anymore and the thresholder error in-
creases again. Thus, I0 should be large enough compared to
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Fig. 6. Thresholder error vs. thresholder parameter I1
Ii. For a wide range of reasonable technological assumptions
and memory size, q can be set to 1.8, i.e., the optimal value of
I0 is ∼ 0.66× Ion.
By using these optimized thresholder parameters, we inves-
tigated the thresholder error under different conditions, as plot-
ted in Figure 6. As expected, the lowest thresholder error is
obtained for I1 ∼ 1.2 × Ion. A typical set of technology pa-
rameters is β = 10 μAV−2, R = 10 kΩ and σT = 70 mV. For
a small array withM = 12, the error is  ∼ 10−4. Reducing
the power level from 0.9 V down to 0.6 V reduces the current
level at the operating point without reducing its variable part.
Thus, it increases the noise level in the sensed current, and the
error probability increases by a factor of 22×. Consequently,
the power level should be kept as high as possible under the test
conditions. The variability level is the most critical parameter:
increasing σT to 100 mV increases the thresholder error by a
factor larger than 50×. Improving the transistor gain factor β
by 10× reduces the thresholder error by a factor of only 3×.
A 20× higher memory resistance RM reduces the thresholder
error by a factor of 10×. However, this is not a useful strat-
egy, because the memory should be designed with the lowest
possible RM, in order to obtain a higher level of the sensed
current. In fact, our analytical model and results show that a
better strategy is to increase the number of addressing wires
M , which is explained in the following.
TABLE I
AREA/QUALITY TRADE-OFF: MEMORY AREA OVERHEAD AND
THRESHOLDER ERROR REDUCTION BY ADDING REDUNDANCY (M = 12:
REFERENCE)
M 12 14 16 18
Area overhead 0% 11.8% 23.6% 35.5%
Reduction σT = 80 mV - 3.9× 14.5× 59.2×
of  σT = 100 mV - 2.5× 6.1× 15.2×
The design parameterM plays a major role not only in ad-
dressing the array, but also in improving the thresholder robust-
ness. Increasing the number of addressing wires in the decoder
(M ) without changing the number of addressed nanowires
adds redundancy to the decoder circuit, but it guarantees an
improvement of the test quality by reducing the thresholder
error. We considered the same array of nanowires having dif-
ferent decoder sizes (M ); and we estimated the area overhead
from [4] and the thresholder error. The results are summarized
in Table I. For instance, accepting only ∼ 35% area overhead
in the decoder reduces the decoder error by a factor of∼ 60×
for σT = 80 mV.
VIII. CONCLUSIONS
The nanowire test in crossbar memories is a necessary op-
eration that enables the identiﬁcation of correctly addressed
nanowires. It detects the decoder-induced pattern sensitivity
faults and it simpliﬁes the subsequent conventional functional
tests. A current thresholder can carry out this test. The design
of the thresholder necessitates an accurate knowledge about the
sensed current through the array. In this paper, we have devel-
oped a stochastic current model based on a perturbation of the
signal around an operating point; then we have expressed the
current distribution by means of the design and technology pa-
rameters. By minimizing the thresholder error, its parameters
could be derived and the simulations showed that they were
robust against technology variation. The thresholder error was
shown to be dependent of the design and technology; and it
was found to be as low as 10−4 in the typical case. The supply
voltage and the variability level were shown to be fundamen-
tal parameters inﬂuencing the thresholder error. To improve
the thresholder quality, the designer can increase the number
of addressing electrodes: for instance, a 35% area overhead in
the memory reduces the thresholder error by a factor of 60×.
The optimized thresholder enables a reliable nanowire testing,
which is not meant to replace the conventional test procedures.
It should be rather carried out before other tests in order to
simplify the pattern sensitivity fault test. This paper explored
the mathematical aspects of the problem, and the model was
restricted to the nanowire defects. The model can be enhanced
in the future by including the defects at the molecular switches,
which are expected to be as crucial as the nanowire defects.
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